

Fig. 1




Fig. 2




Fig. 3

JA9 - 99 - 237  
4/19

00000000000000000000000000000000





Fig. 4



5  
Fig.




Fig. 6




Fig. 7

4 - bit latch (n clock) [A3, A2, A1, A0]	Selector (n + 1 clock) [D3, D2, D1, D0]	Control ID
[1, 0, 0, 0]	[A2, A1, A0, B3]	0
[0, 1, 0, 0]	[A1, A0, B3, B2]	1
[0, 0, 1, 0]	[A0, B3, B2, B1]	2
[0, 0, 0, 1]	[B3, B2, B1, B0]	3

Fig. 8

Bit block type	Comparison pattern with selector output [D3, D2, D1, D0]
Synchronization	[0, 0, 0, 1]
Command	[0, 0, 1, 1]
Data	[0, 1, 1, 1]
Wait	[1, 1, 1, 1]

Fig. 9




Fig. 10




Fig. 11




Fig. 12

JA9 - 99 - 237  
12/19

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




Fig. 13

JAG - 99 - 237  
13/19




Fig. 14

JAG - 99 - 237  
14/19

JA9-99-237  
14/19




Fig. 15

JA9 - 99 - 237  
15/19




Fig. 16

JA9-99-237  
16/19




Fig. 17




Fig. 18





Fig. 19

JA9 - 99 - 237  
19/19

302 ~ Power (Logic, Analog, Gamma)




Fig. 20